與我們聯絡

與 Tek 業務代表即時對談。 上班時間:上午 6:00 - 下午 4:30 (太平洋時間)

致電

請致電

與 Tek 業務代表即時對談。 上班時間:上午 8:30 - 下午 5:30 (太平洋時間)

下載

下載手冊、產品規格表、軟體等等:

下載類型
機型或關鍵字

意見回饋

MIPI Interface - PCIe Automated Test

Accurate, Repeatable PCIe Measurements

For nearly two decades, PCI Express® technology has been the widely adopted standard for high-speed serial interface connections. The latest PCIe® specifications address data-intensive markets such as artificial intelligence/machine learning and high-performance computing.

Our PCIe automated test solutions dramatically reduce test complexity by handling setup and calibration.Combined with low noise measurement hardware, these solutions enable fast, accurate, and repeatable signal integrity measurements. As an active voting member of the PCI-SIG® workgroups, we have expertise needed for transmitter, receiver, reference clock, and phase-locked loop (PLL) validation.

PCI Express, PCIE, and PCI-SIG are registered trademarks and/or service marks of PCI-SIG.

Comprehensive Automated Testing Solutions for PCIe

領先業界的 PCIe Base 6.0 發射器與接收器測試解決方案

PCIe® 6.0 是一種多功能、高速串列介面標準,用於串連現代運算系統中的各種元件。它利用 PAM4 訊號和前向錯誤更正 (FEC) 實現突破性的 64.0 GT/s 資料傳輸速率,為要求嚴苛的各類應用提供更快的處理速度和更流暢的效能。

Tektronix 的直覺式工具提供開箱即用的量測支援,包括訊號雜訊失真比 (SNDR)和不相關的抖動,以及最新規範下要求的接收器應力眼圖 TP3/TP2 校正和儀器雜訊補償。

與前幾代產品相同,PCIe 6.0 驗證與相容性測試,對於確保遵守 PCI-SIG 制定的標準至關重要。Tektronix 的 PCIe 6.0 發射器 (Tx) 測試解決方案,可協助工程師解決最新的設計與驗證問題。對於 PCIe 6.0 接收器 Rx 測試解決方案,Tektronix 和 Anritsu 公司合作,透過將 Tektronix 的 DPO70000SX 即時示波器與 Anritsu 的 MP1900A 誤碼率測試儀 (BERT) 搭配使用,提供卓越的 Rx 測試解決方案,兩者都由 Tektronix 開發及支援的測試自動化和分析工具控制。

PCIe Rx test setup including test fixture, Device Under Test, Anritsu MP1900A BERT and Tektronix DPO70000SX oscilloscope and compliance test automation software.

PCIe Gen1 到 Gen5 發射器器測試解決方案

我們的 PCIe 發射器測試解決方案,透過提供從 2.5 GT/s 到 32.0 GT/s (Gen1 到 Gen5) 的 PCIe 發射器驗證及合規性解決方案,來維持向後相容性。支援從早期矽電壓/時序特性到平台位準發射器及參考時脈量測的頻距。Tektronix 技術領導者透過整合所有工程變更通知 (ECN) 並支援 PCI-SIG 合規研討會作為經批准的解決方案,確保這些解決方案保持相關性。

檢視 PCIe Gen 1-5 產品規格表

檢視 PCIe Gen5 手冊

DPO70000SX ATI 效能示波器

MSO/DPO70000DX 混合訊號/數位螢光示波器

低壓差動式探棒

PCIe Gen1 to Gen5 Transmitter Test

PCIe Receiver and PLL Test Solutions

由於在高損耗通道上校驗壓力眼圖訊號需要極高的靈敏度,PCIe 接收器的驗證極為困難。Tektronix 的 PCIe 接收器測試解決方案讓您確信您的設計已在所需的誤碼率 (BER) 目標下進行了全面測試。我們的直覺式分步工具為 Anritsu MP1900A BERT 提供連結訓練程序,確保您的接收器獲得準確的測試。自動化測試支援壓力眼圖校驗、最新的發射器與接收器連結等化合規性測試( equalization compliance tests)、自訂 BER 執行,以及抖動容差特性分析。此架構也支援簡易發射器 PLL 頻寬與峰值量測。

檢視 PCIe 接收器測試網路研討會

檢視 PCIe 接收器產品規格表

DPO70000SX ATI 效能示波器

MSO/DPO70000DX 混合訊號/數位螢光示波器

低壓差動式探棒

Compute Express Link (CXL)

Datacenter architectures must increasingly respond to data movement and access demands while minimizing power, increasing efficiency, and supporting larger and more diverse applications. Building on the strength of the PCIe physical layer, CXL addresses these requirements allowing processors to access the same memory resources efficiently, to talk together, and to run on a single architecture. Physical layer solutions from Tektronix support the fastest CXL data rate (32 GT/s) and diverse form factors expected from this emerging technology.

DPO70000SX ATI Performance Oscilloscopes

MSO/DPO70000DX Mixed Signal/Digital Phosphor Oscilloscopes

Low Voltage Differential Probes

Compute Express Link (CXL) Application

Additional PCIe Resources

PCI Express Gen6
網路研討會

PCIe Gen6 PAM4 訊號網路研討會

請檢視此PCI Express Gen6驗證討論。查看使用真實實驗室資料,以 32GBaud PAM4 進行接收器測試的壓力眼圖校驗。
PCIe Gen5 Transmitter Test
技術簡介

PCIe Gen5 Transmitter Validation Technical Brief

Read our brief on PCIe Gen 5.0 for an overview of the testing challenges as well as the Tektronix solution for transmitter testing.
PCIe Multi-Lane Testing
白皮書

PCIe Gen5 Automated Multi-Lane Testing

Learn how to make PCIe Gen5 Transmitter (Tx) and Receiver (Rx) measurements across multiple differential lanes for the link under test.
PCI Express Gen 6.0
白皮書

Achieving PCIe Gen 6.0 Interoperability

A new white paper, jointly developed by Synopsys and Tektronix, offers insight into PCIe Gen 6 compliance, interoperability through PHY verification, and measurement methods for PCIe 6.0 transceivers. 

PCIe Test
視訊

PCIe Gen6 Panel Discussion: Designing for 64 GT/s and Beyond

Hear experts from Tektronix, Synopsys, and Anritsu discuss key considerations to designing for the future of high-speed interconnect.
Skew Measurement
白皮書

PCIe Lane-to-Lane Skew White Paper

See how to accurately measure the lane-to-lane skew across PCIe transmitters with a maximum data rate of 32 GT/s (Gen5).