與我們聯絡

與 Tek 業務代表即時對談。 上班時間:上午 6:00 - 下午 4:30 (太平洋時間)

致電

請致電

與 Tek 業務代表即時對談。 上班時間:上午 8:30 - 下午 5:30 (太平洋時間)

下載

下載手冊、產品規格表、軟體等等:

下載類型
機型或關鍵字

意見回饋

Tektronix and Cadence team up to enable 200Gb/sec data transfer speeds using DDR4 & LPDDR4 PHY IP

Thumbnail

High speed memory design is challenging. With faster read/write speeds and difficulty accessing components, key to a good DDR4 PHY is careful design across the SoC, package, board, and system challenges. To do it right, it helps to look to Tektronix and partners like Nexus Technologies, SK Hynix, TSMC and Cadence for IP, Simulation and Validation Test.

Read more about DDR testing and IP PHY development tools on this Cadence Design Blog.

Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT Platforms